

Filed Via Express Mail pursuant to 37 C.F.R, 1.10

Rec. No.: EL 980 186 840 US
On: DECEMBER 30, 2003

LINDA E. HASTINGS

Any fee due as a result of this paper, not covered by an inclosed check, may be charged on Deposit Acct. No. 50-1290.

Attorney Docket No.: NEC 15.938A (100806-00244)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor:

Hisashi YAMAUCHI

Serial No.:

10/736,934

Filed:

December 16, 2003

Title:

METHOD OF GENERATING TEST PATTERN

FOR INTEGRATED CIRCUIT

Examiner:

Group Art Unit:

Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

PRELIMINARY AMENDMENT

SIR:

Prior to examination on the merits, please amend the subject application as follows:

IN THE CLAIMS

Please rewrite claims 1, 2, and 4 as follows: